BLF6G38-50; BLF6G38LS-50

WiMAX power LDMOS transistor

Rev. 01 — 12 February 2008 Preliminary data sheet

1. Product profile

1.1 General description

50 W LDMOS power transistor for base station applications at frequencies from 3400 MHz to 3800 MHz.

Table 1. Typical performance

Typical RF performance at T_{case} = 25 °C in a class-AB production test circuit.

Mode of operation	f	V_{DS}	$P_{L(AV)}$	$P_{L(M)}$[1]	G_p	η_D	$ACPR_{885k}$	$ACPR_{1980k}$
	(MHz)	(V)	(W)	(W)	(dB)	(%)	(dBc)	(dBc)
1-carrier N-CDMA[2]	3400 to 3600	28	9	70	14	23	–49[3]	–64[3]

[1] $P_{L(M)}$ stands for peak output power.

[2] Single carrier N-CDMA with pilot, paging, sync and 6 traffic channels (Walsh codes 8 - 13). PAR = 9.7 dB at 0.01 % probability on the CCDF. Channel bandwidth is 1.23 MHz.

[3] Measured within 30 kHz bandwidth.

CAUTION

This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

1.2 Features

- Typical 1-carrier N-CDMA performance (Single carrier N-CDMA with pilot, paging, sync and 6 traffic channels [Walsh codes 8 - 13]. PAR = 9.7 dB at 0.01 % probability on the CCDF. Channel bandwidth is 1.23 MHz) at a frequency of 3400 MHz, 3500 MHz and 3600 MHz, a supply voltage of 28 V, an I_{Dq} of 450 mA, a power gain of 14 dB, a drain efficiency of 23 % and a peak output power of 70 W:
- Qualified up to a maximum V_{DS} operation of 32 V
- Suitable for operation in the 3.4 GHz to 3.8 GHz frequency range
- Integrated ESD protection
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation
- Internally matched for ease of use
- Low gold plating thickness on leads

- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

- RF power amplifiers for base stations and multicarrier applications in the 3400 MHz to 3800 MHz frequency range

2. Pinning information

Table 2: Pinning

Pin	Description		Simplified outline	Symbol
BLF6G38-50 (SOT502A)				
1	drain			
2	gate			
3	source	[1]		
BLF6G38LS-50 (SOT502B)				
1	drain			
2	gate			
3	source	[1]		

[1] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BLF6G38-50	-	flanged LDMOST ceramic package; 2 mounting holes; 2 leads	SOT502A
BLF6G38LS-50	-	earless flanged LDMOST ceramic package; 2 leads	SOT502B

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		–0.5	+13	V
I_D	drain current		-	16.5	A
T_{stg}	storage temperature		–65	+150	°C
T_j	junction temperature		-	225	°C

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Type	Typ	Max	Unit
$R_{th(j-case)}$	thermal resistance from junction to case	T_{case} = 80 °C; P_L = 50 W	BLF6G38-50	0.9	-	K/W
			BLF6G38LS-50	0.7	-	K/W

6. Characteristics

Table 6. Characteristics

T_j = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	V_{GS} = 0 V; I_D = 0.4 mA	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	V_{DS} = 10 V; I_D = 80 mA	1.4	2	2.4	V
I_{DSS}	drain leakage current	V_{GS} = 0 V; V_{DS} = 28 V	-	-	2.8	µA
I_{DSX}	drain cut-off current	V_{GS} = $V_{GS(th)}$ + 3.75 V; V_{DS} = 10 V	11.9	16.4	-	A
I_{GSS}	gate leakage current	V_{GS} = +11 V; V_{DS} = 0 V	-	-	280	nA
g_{fs}	forward transconductance	V_{DS} = 10 V; I_D = 2.8 A	-	5.6	-	S
$R_{DS(on)}$	drain-source on-state resistance	V_{GS} = $V_{GS(th)}$ + 3.75 V; I_D = 2.8 A	-	0.18	0.29	Ω
C_{rs}	feedback capacitance	V_{GS} = 0 V; V_{DS} = 28 V; f = 1 MHz	-	1.17	-	pF

7. Application information

Table 7. Application information

Mode of operation: 1-carrier N-CDMA; Single carrier N-CDMA with pilot, paging, sync and 6 traffic channels (Walsh codes 8 - 13). PAR = 9.7 dB at 0.01 % probability on the CCDF; Channel bandwidth is 1.23 MHz; f_1 = 3400 MHz; f_2 = 3500 MHz; f_3 = 3600 MHz; RF performance at V_{DS} = 28 V; I_{Dq} = 450 mA; T_{case} = 25 °C; unless otherwise specified, in a class-AB production circuit.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$P_{L(M)}$	peak output power	$P_{L(AV)}$ = 9 W		65	70	-	W
G_p	power gain	$P_{L(AV)}$ = 9 W		12.5	14	-	dB
RL_{in}	input return loss	$P_{L(AV)}$ = 9 W		-	–10	-	dB
η_D	drain efficiency	$P_{L(AV)}$ = 9 W		20	23	-	%
$ACPR_{885k}$	adjacent channel power ratio (885 kHz)	$P_{L(AV)}$ = 9 W	[1]	–46	–49	-	dBc
$ACPR_{1980k}$	adjacent channel power ratio (1980 kHz)	$P_{L(AV)}$ = 9 W	[1]	–62	–64	-	dBc

[1] Measured within 30 kHz bandwidth.

7.1 Ruggedness in class-AB operation

The BLF6G38-50 and BLF6G38LS-50 are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: V_{DS} = 28 V; I_{Dq} = 450 mA; P_L = $P_{L(1dB)}$; f = 3600 MHz.

7.2 NXP WiMAX signal

7.2.1 WiMAX signal description

Frame duration = 5 ms; bandwidth = 10 MHz; sequency = 1 frame; frequency band = WCS; sampling rate = 11.2 MHz; n = 8 / 7; G = T_g / T_b = 1 / 8; FFT = 1024; zone type = PUSC; δ = 97.7 %; number of symbols = 46; number of subchannels = 30; PAR = 9.5 dB.

Preamble: 1 symbol × 30 subchannels; $P_L = P_{L(nom)}$ + 3.86 dB.

Table 8. Frame structure

Frame contents			Modulation technique	Data length
Zone 0	FCH	2 symbols × 4 subchannels	QPSK1/2	3 bit
Zone 0	data	2 symbols × 26 subchannels	64QAM3/4	692 bit
Zone 0	data	44 symbols × 30 subchannels	64QAM3/4	10000 bit

7.2.2 Graphs



V_{DS} = 28 V; I_{Dq} = 450 mA; f = 3500 MHz.

Fig 1. EVM as a function of average load power; typical values



V_{DS} = 28 V; I_{Dq} = 450 mA; f = 3500 MHz.

Fig 2. Power gain and drain efficiency as functions of average load power; typical values



V_{DS} = 28 V; I_{Dq} = 450 mA; f = 3500 MHz.

(1) f = 10 MHz

(2) f = 20 MHz

(3) f = 30 MHz

Fig 3. Adjacent channel power ratio as a function of average load power; typical values

7.3 Single carrier N-CDMA broadband performance at 9 W average

7.3.1 Graphs



V_{DS} = 28 V; I_{Dq} = 450 mA; Single Carrier N-CDMA; PAR = 9.7 dB at 0.01 % probability; IBW = 30 kHz.

Fig 4. Power gain and drain efficiency as functions of frequency; typical values



V_{DS} = 28 V; I_{Dq} = 450 mA; Single Carrier N-CDMA; PAR = 9.7 dB at 0.01 % probability; IBW = 30 kHz.

(1) Low frequency component

(2) High frequency component

Fig 5. Adjacent channel power ratio as a function of frequency; typical values



V_{DS} = 28 V; I_{Dq} = 450 mA; f = 3500 MHz; Single Carrier N-CDMA; PAR = 9.7 dB at 0.01 % probability; Channel Bandwidth = 1.23 MHz; IBW = 30 kHz.

Fig 6. Power gain and drain efficiency as functions of load power; typical values



V_{DS} = 28 V; I_{Dq} = 450 mA; f = 3500 MHz; Single Carrier N-CDMA; PAR = 9.7 dB at 0.01 % probability; Channel Bandwidth = 1.23 MHz; IBW = 30 kHz.

(1) Low frequency component

(2) High frequency component

Fig 7. Adjacent channel power ratio as a function of load power; typical values



V_{DS} = 28 V; I_{Dq} = 450 mA; Single Carrier N-CDMA; PAR = 9.7 dB at 0.01 % probability; Channel Bandwidth = 1.23 MHz; IBW = 30 kHz.

(1) f = 3400 MHz

(2) f = 3500 MHz

(3) f = 3600 MHz

Fig 8. Power gain as a function of load power; typical values



V_{DS} = 28 V; I_{Dq} = 450 mA; Single Carrier N-CDMA; PAR = 9.7 dB at 0.01 % probability; Channel Bandwidth = 1.23 MHz; IBW = 30 kHz.

(1) f = 3400 MHz

(2) f = 3500 MHz

(3) f = 3600 MHz

Fig 9. Input power as a function of load power; typical values

8. Test information



Striplines are on a double copper-clad Taconic RF35 Printed-Circuit Board (PCB) with ε_r = 3.5 and thickness = 0.76 mm.

See Table 9 for list of components.

Fig 10. Component layout for 3400 MHz to 3600 MHz test circuit

Table 9. List of components

For test circuit, see Figure 10.

Component	Description	Value		Remarks
C1, C4, C5, C6	multilayer ceramic chip capacitor	10 pF	[1]	
C2	multilayer ceramic chip capacitor	0.7 pF	[1]	
C3, C8, C9	multilayer ceramic chip capacitor	100 nF	[2]	
C7	multilayer ceramic chip capacitor	10 µF; 50 V	[3]	
C10	electrolytic capacitor	470 µF; 63 V		
R1, R2	SMD resistor	9.1 Ω		
L1	ferrite SMD bead	-		Ferroxcube BDS 3/3/4.6-4S2 or equivalent

[1] American Technical Ceramics type 100A or capacitor of same quality.

[2] Vishay VJ1206Y104KXB or capacitor of same quality.

[3] TDK C5750X7R1H106M or capacitor of same quality.

9. Package outline

Flanged LDMOST ceramic package; 2 mounting holes; 2 leads **SOT502A**



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	c	D	D_1	E	E_1	F	H	L	p	Q	q	U_1	U_2	w_1	w_2
mm	4.72 3.43	12.83 12.57	0.15 0.08	20.02 19.61	19.96 19.66	9.50 9.30	9.53 9.25	1.14 0.89	19.94 18.92	5.33 4.32	3.38 3.12	1.70 1.45	27.94	34.16 33.91	9.91 9.65	0.25	0.51
inches	0.186 0.135	0.505 0.495	0.006 0.003	0.788 0.772	0.786 0.774	0.374 0.366	0.375 0.364	0.045 0.035	0.785 0.745	0.210 0.170	0.133 0.123	0.067 0.057	1.100	1.345 1.335	0.390 0.380	0.01	0.02

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT502A						~~99-12-28~~ 03-01-10

Fig 11. Package outline SOT502A

Earless flanged LDMOST ceramic package; 2 leads **SOT502B**



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	c	D	D_1	E	E_1	F	H	L	Q	U_1	U_2	w_2
mm	4.72 3.43	12.83 12.57	0.15 0.08	20.02 19.61	19.96 19.66	9.50 9.30	9.53 9.25	1.14 0.89	19.94 18.92	5.33 4.32	1.70 1.45	20.70 20.45	9.91 9.65	0.25
inches	0.186 0.135	0.505 0.495	0.006 0.003	0.788 0.772	0.786 0.774	0.374 0.366	0.375 0.364	0.045 0.035	0.785 0.745	0.210 0.170	0.067 0.057	0.815 0.805	0.390 0.380	0.010

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT502B						~~03-01-10~~ 07-05-09

Fig 12. Package outline SOT502B

10. Abbreviations

Table 10. Abbreviations

Acronym	Description
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
EVM	Error Vector Magnitude
FCH	Frame Control Header
FFT	Fast Fourier Transform
IBW	Instantaneous BandWidth
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
N-CDMA	Narrowband Code Division Multiple Access
PAR	Peak-to-Average power Ratio
PUSC	Partial Usage of SubChannels
RF	Radio Frequency
SMD	Surface Mounted Device
VSWR	Voltage Standing-Wave Ratio
WCS	Wireless Communications Service
WiMAX	Worldwide Interoperability for Microwave Access

11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF6G38-50_BLF6G38LS-50_1	20080212	Preliminary data sheet	-	-

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For additional information, please visit: **http://www.nxp.com**

For sales office addresses, send an email to: **salesaddresses@nxp.com**

14. Contents

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 February 2008

Document identifier: BLF6G38-50_BLF6G38LS-50_1